Physical Design Engineer

This role focuses on building the layout infrastructure, including PDK, generators, and automated flows, to enable the scaling of superconducting quantum computer chips from dozens to millions of qubits. The position involves developing a tile-based hierarchical layout methodology, writing layout generators, and owning the end-to-end mask generation process. It is a semiconductor physical-design role applied to superconducting hardware rather than a quantum physics position.