SiFive
This role involves working across teams to collect, analyze, and optimize design power for SiFive's RISC-V compute platforms. The successful candidate will guide architecture and design decisions to achieve state-of-the-art power efficiency while correlating power models with RTL and silicon. The position requires expertise in power benchmarking, analysis, and modeling to drive innovation in high-performance CPU designs.
Headquarters
Santa Clara, California, United States
Company Size
501-1000 employees
Founded
2015
As the pioneers who introduced RISC-V to the world, SiFive is transforming the future of compute by bringing the limitless potential of RISC-V to the highest performance and most data-intensive applications in the world.
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
View leadership team, funding history,
and employee contacts for SiFive.
45% above the average for this role
SiFive to Power Next-Gen RISC-V AI Data Centers with NVIDIA NVLink Fusion
Jan 15, 2026
CPU/SOC Power Analysis & Optimization Engineer
Ventana Micro Systems
Power Analysis and Optimization Engineer
Intel
Risc V Cpu Design Sr Engineer Bangalore Karnataka India
Qualcomm Incorporated
Cpu Micro Architecture And Rtl Design Engineer Risc V Santa Clara California United States Of America
Qualcomm Incorporated
Risc V Cpu Design Sr Staff Engineer Bangalore Karnataka India
Qualcomm Incorporated
Risc V Cpu Design Staff Engineer Cork Ireland
Qualcomm Incorporated