MatX
MatX is seeking an experienced engineer to develop and maintain power estimation methodologies for AI accelerator SoCs, build energy models for architectural exploration, and perform RTL, gate‑level, and post‑layout power analysis across major subsystems. The role involves collaborating with architects, RTL designers, and physical design teams to drive power optimization and present findings to cross‑functional groups.
MatX designs high-throughput chips and systems purpose-built for large transformer AI models, with their MatX One chip delivering leading FLOPS/mm2, low-latency decode, and the most scale-up interconnect of any announced product. Supporting clusters of hundreds of thousands of chips, MatX targets training, RL, and inference workloads for large dense and MoE models with no upper limit on model size, serving the large model needs of frontier labs. MatX provides a programming model that gives users direct hardware control, with weights typically in SRAM for low latency and KVs in HBM for long-context support.
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
View leadership team, funding history,
and employee contacts for MatX.
138% above the average for this role
AI Chip Startup MatX Raises $500 Million to Compete With Nvidia
2 weeks ago
Staff/ Sr Staff Engineer, Digital Design
Renesas 瑞萨电子
Low Power Design Methodology Engineer San Diego California United States Of America
Qualcomm Incorporated
RTL Design / Microarchitecture Engineer - Taipei/Hsinchu
Bolt Graphics
Senior Digital Design Engineer
Analog Devices
Senior ASIC Hardware Design Engineer
NVIDIA
Digital Design Engineer
Cirrus Logic