Principal Digital Design Engineer – Wireline PHYs
Marvell Technology
About this role
As a Digital IC Design Principal Engineer at Marvell, you will be part of the Central Engineering business group, focusing on the development of high-performance wireline PHY IPs for advanced SoCs and ASICs. This role will involve digital design and integration of physical layer components, ensuring robust performance across various parameters.
Skills
Qualifications
About Marvell Technology
marvell.comDesigned for your current needs and future ambitions, Marvell delivers the data infrastructure technology transforming tomorrow’s enterprise, cloud, automotive, and carrier architectures for the better.
Recent company news
MarketBeatNZS Capital LLC Has $43.49 Million Stock Position in Marvell Technology, Inc. $MRVL
9 hours ago
BenzingaPreview: Marvell Tech's Earnings
8 hours ago
Simply Wall StMarvell Targets AI Growth With Celestial AI Deal And PCIe 8.0 SerDes
20 hours ago
MarvellMarvell to Acquire Celestial AI, Accelerating Scale-up Connectivity for Next-Generation Data Centers
Dec 2, 2025
TheStreet5-star analyst resets Marvell forecast before earnings
20 hours ago
About Marvell Technology
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Leadership Team
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
Unlock Company Insights
View leadership team, funding history,
and employee contacts for Marvell Technology.
Salary
$98k – $131k
per year