Renesas 瑞萨电子
This role involves proposing, architecting, and designing RTL in Verilog for mixed-signal integrated circuits within a highly experienced engineering team. Responsibilities include overseeing digital backend design, conducting verification reviews, and mentoring junior engineers while applying advanced concepts like low power techniques and high-speed design. The position requires deep expertise in the entire IC design flow, from synthesis and static timing analysis to place and route constraints.
作为全球领先的微控制器、模拟功率器件和SoC产品供应商,瑞萨电子通过提供可靠的创新嵌入式设计,与您共创无限未来。
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
View leadership team, funding history,
and employee contacts for Renesas 瑞萨电子.
Renesas 瑞萨电子 didn’t post a salary, so this is our estimate from similar listings.
Front-End ASIC Design Engineer
Northrop Grumman
Principal Digital Design Engineer
Renesas Electronics
Hardware Design Engineer Graphics Silicon Implementation San Diego California United States Of America
Qualcomm Incorporated
ASIC Design Engineer
Micron Technology
ASIC Design Engineer
Micron Technology
Digital IC Design Engineer
NXP Semiconductors