Principal Digital Verification Engineer

A seasoned Verification Engineer at Renesas drives the memory interface products verification effort for DDR5 and other embedded semiconductor solutions. The role involves developing reusable UVM-based verification environments, defining test strategies, and mentoring a team of engineers to ensure design quality. Candidates will collaborate closely with design teams to optimize verification processes and manage coverage for complex system-level and block-level testing.