Principal Engineer, ASIC Design Verification

Ayar Labs is seeking a Principal Design Verification Engineer to lead the verification strategy for its next-generation silicon photonic chip. This role involves architecting scalable verification environments, driving high-quality silicon from concept to tape-out, and solving complex system-level challenges. The position requires technical leadership to mentor engineers and define methodologies while collaborating with architects and designers.