Principal Engineer, Design Verification

Marvell is seeking an experienced IP Verification Engineer to develop simulation test benches using UVM and execute test plans for data center silicon designs. The role involves debugging simulation failures, collaborating with logic designers for coverage closure, and performing gate-level simulations within a high-performance infrastructure environment. This position focuses on verifying correctness and performance of custom hardware products tailored for networking, switching, and compute applications.