marvellsemiconductor.com
A SoC-level design verification engineer at Marvell develops and maintains UVM testbench components to ensure design quality in complex semiconductor architectures. The role involves leading verification strategies, mentoring junior engineers, and collaborating with designers to resolve technical issues across enterprise, cloud, and automotive business units.
Headquarters
Santa Clara, California, United States
Company Size
1001-5000 employees
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
View leadership team, funding history,
and employee contacts for marvellsemiconductor.com.
62% above the average for this role
Senior Staff Manager Verification
Marvell Technology
Principal Design Verification Engineer
Marvell Technology
Principal Engineer - Design Verification
Marvell Technology
Silicon Design Verification Engineer
Cirrus Logic
Sr. Staff Verification Engineer
Marvell Technology
Design Verification Engineer
Baya Systems