Principal Engineer, RTL Design

A Senior SoC Architecture & Integration Lead at Renesas defines and implements scalable System-on-Chip architectures for complex multi-billion transistor designs. The role involves driving top-level RTL integration, NoC solutions, high-speed interfaces, and heterogeneous compute subsystems while ensuring functional safety and low-power efficiency. This position requires providing technical leadership to RTL and integration engineers across the development lifecycle.