8a7883c66a3387ef016a468ba9d104e6
This role leads the silicon validation of optical chiplets, defining and driving the validation strategy from initial power-on through block and chip level signoff. The position applies deep expertise in high-speed SerDes, photonic systems, and post-silicon validation to shape the future of optical interconnect for next-generation AI infrastructure. The engineer will collaborate with cross-functional teams to establish operating conditions, validate core functionality, and ensure rigorous testing of electronic-photonic SoCs.
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
View leadership team, funding history,
and employee contacts for 8a7883c66a3387ef016a468ba9d104e6.
8a7883c66a3387ef016a468ba9d104e6 didn’t post a salary, so this is our estimate from similar listings.
Senior SerDes Characterization & Post-Silicon Validation Engineer
K2 Space
Hardware & Silicon Validation Director
marvellsemiconductor.com
Senior Silicon Photonics PIC Design Engineer
Teradyne
Silicon IP Validation Engineer
GovernmentJobs
Senior Mixed-Signal Post-Silicon Validation Engineer
K2 Space
Senior Silicon Photonics PIC Design Engineer
Teradyne