Teradyne
Teradyne is seeking a Principal High-Speed Board Designer to lead the design and development of advanced prototype and system characterization hardware for next-generation ASIC platforms. This role focuses on owning the end-to-end signal path, from ASIC and package through interconnect and instrument, to accelerate silicon bring-up and validate signal integrity. The position requires close collaboration with cross-functional teams to co-design the complete signal delivery path and optimize system performance.
Headquarters
North Reading, Massachusetts, United States
Company Size
5001-10000 employees
Founded
1960
Teradyne offers cutting-edge technological solutions for modern problems through innovation expertise. Stay connected with Teradyne’s offerings. Learn more.
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
View leadership team, funding history,
and employee contacts for Teradyne.
Junior Hardware Engineer - Signal & Power Integrity - Israel - ETR
Cisco Systems, Inc.
Senior Digital Design Engineer - High-Speed I/O and Photonics
NVIDIA
Senior Signal Integrity Engineer %E2%80%93 Cryogenic Interconnects Us Ca Santa Clara
NVIDIA
HW ArchDev Methodology Engineer
Coherent
Senior Mixed Signal Design Engineer
NVIDIA
Signal Integrity/ Power Integrity/ Board Design Engineer
Altera