Principal Software Engineer (Verification of VIP using Verilog/SV/UVM )

Cadence(1 month ago)

Ahmedabad, IndiaOnsiteFull TimeSenior$146,944 - $198,018 (estimated)Engineering

About this role

Cadence is hiring a verification engineer in Ahmedabad to work on Verification IP (VIP) in the electronic design automation domain. The role focuses on delivering high-quality verification solutions for advanced protocols and supporting customer needs within a collaborative, innovation-driven environment. The position is intended for an experienced professional who can ramp quickly on new technologies and work effectively across teams.

View Original Listing

Required Skills

Verilog
SystemVerilog
UVM
VIP Verification
Protocol Verification
Formal Verification
Test Planning
Testbench Development
Simulation
Bug Triage

+16 more

Qualifications

B.Tech
M.Tech

About Cadence

cadence.com

Cadence is a company specializing in electronic design automation (EDA) software and engineering services for the semiconductor and electronics industries. Their tools enable design and verification of integrated circuits, systems on chips, and electronics systems, streamlining the development process for engineers and designers. With a commitment to innovation and excellence, Cadence empowers companies to enhance product performance and reduce time to market through advanced simulation, verification, and design tools.

View more jobs at Cadence →