Principal Static Timing Analysis (STA) Engineer – SoC Design

The Principal Static Timing Analysis (STA) Engineer at Marvell will contribute to semiconductor design efforts across AI, cloud, and carrier architectures using advanced process nodes. The role supports Marvell’s mission to build data infrastructure building blocks and offers opportunities to impact long-lived industry innovation while collaborating with cross-functional and global teams.