Principal Verification Engineer

The Principal Verification Engineer is responsible for defining and realizing digital functions on IPs, subsystems, or IC levels based on required specifications. This role involves the design, verification, and evaluation of digital functions while ensuring adherence to quality and reliability standards. The engineer also participates in problem-solving for digital and system domains and authors design-specific documentation for internal and external use.