RTL Design / AMS Verification Engineer

IC Enable is seeking an experienced RTL Design / AMS Verification Engineer to develop, integrate, and verify Verilog RTL for digital and mixed-signal IC subsystems, and to lead functional and AMS verification activities. The role involves collaborating with cross‑functional teams, supporting synthesis and APR, and ensuring successful silicon development for advanced semiconductor applications.