RTL Design Engineer – System on Chip (SoC) Design Team

The role involves designing RTL in Verilog/SystemVerilog for IP modules within the System on Chip (SoC) Design Team at SK Hynix Memory Solutions America. The engineer will collaborate with verification, silicon validation, and firmware teams to ensure high‑quality controller designs for high‑performance SSDs used in enterprise and AI data center storage solutions.