Eridu
Eridu is seeking an experienced RTL Engineer to define and implement industry-leading Networking ASICs for AI data centers. The role involves designing high-speed networking chips with a focus on packet buffering, queuing, and scheduling to optimize latency and quality of service. The engineer will collaborate with cross-functional teams to ensure performance, reliability, and compliance with industry standards.
Headquarters
Saratoga, California, United States
Company Size
1-10 employees
Founded
2024
Eridu AI appears to be a hardware and systems company developing high-performance networking or compute infrastructure. Its roles in RTL, mechanical engineering, and operations suggest work on physical products and embedded systems, likely serving datacenter, AI, or communications markets.
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
View leadership team, funding history,
and employee contacts for Eridu.
Eridu didn’t post a salary, so this is our estimate from similar listings.
Sr. RTL Design Engineer (Silicon Engineering)
SpaceX
Senior Principal ASIC Design Engineer
Hewlett Packard Enterprise
Senior Principal ASIC Design Engineer
Hewlett Packard Enterprise
Senior ASIC Design Engineering Manager
Cornelis Networks
Senior Design Engineer, Chip Design
NVIDIA
RTL Design / Microarchitecture Engineer - Taipei/Hsinchu
Bolt Graphics