Renesas 瑞萨电子
A Senior Technical Leader at Renesas drives the architecture, design, and implementation of next-generation DDR5 and DDR6 memory interfaces. This role involves leading high-speed analog and mixed-signal teams to deliver robust PHY solutions while managing cross-functional execution with partners and foundries.
作为全球领先的微控制器、模拟功率器件和SoC产品供应商,瑞萨电子通过提供可靠的创新嵌入式设计,与您共创无限未来。
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
View leadership team, funding history,
and employee contacts for Renesas 瑞萨电子.
Renesas 瑞萨电子 didn’t post a salary, so this is our estimate from similar listings.
Analog / Mixed‑Signal Design Engineer
Rambus
Principal Analog Design Engineer — Mixed-Signal PHY (Clocking / High-Speed I/O)
Micron Technology
PE Analog Engineering
Rambus
SMTS Engineer Analog Design
Rambus
Analog Circuit Design Engineer
Intel
Principal Analog Design Engineer %E2%80%94 Mixed Signal Phy Clocking High Speed I O Boise Idaho United States Of America
Micron Technology