Celero Inc
Celero Communications is seeking a Senior ASIC Design Engineer to develop advanced ASICs for high-speed optical communication systems. The role involves designing high-performance digital circuits, integrating DSP and SerDes functionality, and collaborating with cross-functional teams to optimize designs for performance, power, and area. The ideal candidate will have strong expertise in digital ASIC design, Verilog/SystemVerilog, and experience with mixed-signal technologies.
Celero Inc.
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
View leadership team, funding history,
and employee contacts for Celero Inc.
Celero Inc didn’t post a salary, so this is our estimate from similar listings.
Digital IC Design Junior Engineer
marvellsemiconductor.com
ASIC Design Engineer
Hewlett Packard Enterprise
Experienced ASIC Verification Engineer
Sandisk
Sr. Staff Engineer, Analog/Mixed Signal Modelling and Verification
8a7883c66a3387ef016a468ba9d104e6
Principal SerDes System/DSP Design Engineer
Ciena
Digital IC Design Intern
marvellsemiconductor.com