Senior ASIC Design Engineer – Processor Subsystem

A Senior ASIC Design Engineer at E-Space designs and integrates Arm processor IP and subsystem components for satellite IoT connectivity ASICs. The role bridges RTL design and functional verification, requiring expertise in bus protocols, timing closure, and collaborative testplan development. Engineers in this position drive complex integration challenges to completion with minimal oversight while ensuring cohesive validated designs.