ApplyBlast uses AI to match you with the right jobs, tailor your resume and cover letter, and apply automatically so you can land your dream job faster.
© All Rights Reserved. ApplyBlast.com
ApplyBlast uses AI to match you with the right jobs, tailor your resume and cover letter, and apply automatically so you can land your dream job faster.
© All Rights Reserved. ApplyBlast.com
Marvell Technology
Marvell's Semiconductor Solutions connects the world through innovative technology powering enterprise, cloud, AI, and carrier architectures. The company is seeking a senior leader for its Physical Design team, focusing on delivering advanced SoC solutions and building high-performing teams.
Headquarters
Santa Clara, California, United States
Company Size
5001-10000 employees
Founded
1995
Designed for your current needs and future ambitions, Marvell delivers the data infrastructure technology transforming tomorrow’s enterprise, cloud, automotive, and carrier architectures for the better.
MarketBeatWilmington Savings Fund Society FSB Lowers Stake in Marvell Technology, Inc. $MRVL
2 hours ago
The Motley FoolMarvell Technology vs. Broadcom: Which Custom AI Chip Stock Has More Upside?
19 hours ago
Simply Wall StreetMarvell’s 260 Lane Switches Highlight Growing AI Data Center Opportunity
20 hours ago
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
View leadership team, funding history,
and employee contacts for Marvell Technology.
35% above the average for this role
CIBC Private Wealth Group LLC Trims Marvell Technology Holdings
5 hours ago
Sr. Staff RTL Design Engineer - PCIe
marvellsemiconductor.com
Physical Design CAD Lead
Astera Labs
Design Engineer Intern
marvellsemiconductor.com
PD - Sr Staff — CAD & Design Methodology | RTL-to-GDSII Flow | Advanced Node Methodology |
Eliyan
SOC Physical Design Engineer
Intel
Physical Design Subsystem (Multiple IP’s/Partitions) Lead
Astera Labs
