Senior Engineer, CAD Physical Verification

This role involves evaluating, improving, and debugging Electronic Design Automation (EDA) tools and flows for the physical layout and verification of CMOS integrated circuits. The position requires close collaboration with layout design teams to enhance productivity and efficiency while implementing innovative solutions. Key responsibilities include leading layout flow implementations using AI-assisted workflows and providing mentorship to junior team members.