Ericsson
As a Physical Design Engineer at Ericsson, you will own the physical implementation flow for high-performance, low-power System-on-Chip (SoC) designs at advanced process nodes. The role involves die-level floorplanning, full-chip place-and-route, power delivery network design, and timing-driven physical closure to ensure successful tape-out. You will collaborate closely with RTL, synthesis, DFT, and verification teams throughout the entire design cycle from netlist hand-off to GDSII sign-off.
Ericsson is a Swedish multinational telecommunications company that designs, builds and operates mobile and fixed broadband networks and sells related equipment and services to carriers and enterprises. Its offerings span radio access networks (RAN), 5G core and transport, cloud‑native software, OSS/BSS, managed services, private networks, and IoT solutions, with a strong emphasis on 5G deployment and network automation. Ericsson combines hardware, software and professional services to support large‑scale network rollouts, optimization and operation worldwide. It is a major contributor to telecom standards and R&D, widely chosen for its global scale, patent portfolio and carrier expertise.
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
View leadership team, funding history,
and employee contacts for Ericsson.
Ericsson didn’t post a salary, so this is our estimate from similar listings.
Right around the average for this role