Senior FPGA Design Verification Engineer

This role involves developing advanced electronic systems for the armed services, focusing on verification environments for FPGAs in Electronic Warfare applications. The position requires planning, architecting, and executing constrained-random test plans using SystemVerilog/UVM or VHDL. The engineer will lead verification teams, mentor junior staff, and contribute to improving company methodologies.