Hewlett Packard Enterprise
This Senior Hardware Engineer role focuses on the physical layer of R&D networking platforms at Hewlett Packard Enterprise. The position involves designing and validating high-speed Ethernet solutions, developing test methodologies, and collaborating with silicon vendors to resolve complex signal integrity and interoperability challenges for next-generation networking products.
Headquarters
The Woodlands, Texas, United States
Company Size
10001+ employees
Founded
1939
Discover HPE edge-to-cloud, enterprise compute IT, data, and security solutions. Learn how HPE empowers digital transformation through AI and sustainability.
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
View leadership team, funding history,
and employee contacts for Hewlett Packard Enterprise.
5% below the average for this role
Hewlett Packard Enterprise Announces $2 Billion Debt Offering
17 hours ago
Post silicon validation engineer
Broadcom
PHY (Physical Layer) Architect
NVIDIA
PHY (Physical Layer) Architect
Coherent
Senior Hardware Design Engineer, Ethernet Switching
Arista Networks
Analog Mixed-Signal Lead Design Engineer (T3) – SerDes
Cadence
Protocol Validation Engineer (Experience: 10+ years only)
Ethernovia, Inc.