Senior Manager, ASIC Design Engineering

A Senior ASIC Design Engineering Manager at Cornelis leads and grows the RTL design engineering team, driving full-lifecycle development of high-performance networking ASICs for AI and HPC datacenters. The role involves managing headcount planning, organizing global talent acquisition, and ensuring on-time delivery of chip milestones through cross-functional coordination with verification and physical design teams.