Senior Physical Design Engineer

The Senior Physical Design Engineer will lead the physical implementation of complex silicon blocks, driving RTL-to-GDSII flow, PPA optimization, and automation using Tcl and Python. The role requires independent ownership of partitions, deep analysis of timing, power, and congestion, and close collaboration with RTL and DFT teams to ensure high-quality tape-outs.