Senior Physical Design & Timing Methodology Engineer

This role involves driving sign-off strategies for leading GPUs and SoCs by optimizing performance, yield, and reliability through advanced modeling, analysis, and automation. The position requires collaboration with technology leads and VLSI teams to define sophisticated timing sign-off strategies and mitigate corner case risks at advanced technology nodes. The engineer will develop tools and methodologies to enhance design performance and silicon reliability beyond industry standards.