Senior Principal Analog Design Engineer

The Senior Principal Analog Design Engineer role involves designing, simulating, and verifying power management and clocking analog IP blocks for Treo-based SoC platforms. This hands-on individual contributor position requires collaboration with cross-functional teams to ensure successful product tape-out and silicon validation. The role focuses on delivering high-quality analog IP while adhering to established design methodologies and quality metrics.