ApplyBlast uses AI to match you with the right jobs, tailor your resume and cover letter, and apply automatically so you can land your dream job faster.

Features

Auto Apply Resume Optimizer Cover Letter Optimizer Interview Prep

Company

Social Media

Need Help?

team@applyblast.com

Senior Principal Hardware System Architect at Astera Labs - ApplyBlast

Senior Principal Hardware System Architect

Astera Labs

5 months ago

4.3 on Glassdoor

United States

Onsite

Full Time

Senior

0 applicants

View Job Listing

Apply to 100+ jobs

About this role

A Senior Principal Hardware / System Architect at Astera Labs leads the architecture, design, and development of next-generation x86 and accelerator-based server platforms. The role involves system-level architecture decisions, hardware platform development, and cross-functional collaboration with customers, silicon vendors, and hyperscalers.

Skills

Qualifications

Bachelor's degree in Electrical Engineering, Computer Engineering, or a related field12+ years of experience in hardware development or system architectureDeep expertise in x86 server architecture, including multi-processor systemsExperience with FPGA and/or ASIC design including simulation, synthesis, and validationStrong knowledge of high-speed interconnects (PCIe, UPI/QPI, Ethernet) and signal integrity principles

About Astera Labs

asteralabs.com

Headquarters

Santa Clara, California, United States

Company Size

201-500 employees

Founded

2017

View Profile

Astera Labs is a semiconductor company that builds purpose‑built connectivity silicon and system solutions for rack‑scale AI and modern data centers. They design high‑speed retimers, PHY/connectivity devices, interposers and companion firmware/software that extend signal reach, improve link reliability, and enable PCIe/CXL and other accelerator interconnects across cables and backplanes. Astera’s products add telemetry, error monitoring and management features to simplify integration for OEMs, cloud providers and hyperscalers. The company focuses on enabling scalable, low‑latency multi‑node AI training and inference systems.