Altera
This role involves owning and developing Reliability Verification (RV) tools, flows, and methodology for custom/analog and ASIC design styles within the Silicon Design Automation group. The position requires executing block-level RV analysis, triaging violations, and driving fixes to closure while supporting design teams through live tape-outs. The role also includes enabling new process nodes, providing user support, and engaging with EDA vendors to shape tool roadmaps.
Headquarters
San Jose, California, United States
Company Size
1001-5000 employees
Founded
1983
Altera empowers innovators with scalable FPGA and SoC solutions, spanning high-performance to power- and cost-optimized devices. These devices are designed for cloud, network, and edge applications, enabling flexible acceleration and deployment. The company positions itself as a catalyst for innovation, providing adaptable hardware platforms for diverse workloads. Altera’s mission is to accelerate innovators by delivering versatile programmable logic solutions.
33% above the average for this role
Engineer Design Enablmt Methodology
GlobalFoundries
Staff Physical Verification Engineer
Analog Devices Inc.
Physical Design Engineer
Broadcom
Senior Physical Design Methodology Engineer, Innovus Flows
NVIDIA
Principal Engineer Asic Physical Design Minneapolis Minnesota United States Of America
Micron Technology
Senior ASIC layout design engineer_BST
Bo-Sch Group