SiFive
SiFive is seeking a Senior Staff Design Verification Engineer to lead the verification of a next-generation cache-coherent interconnect subsystem for high-performance System-on-Chips. This individual contributor role involves defining verification strategies, developing robust environments, and solving complex subsystem-level problems across architecture and protocol teams. The position requires deep expertise in hardware verification methodologies to ensure the quality and reliability of critical chip components.
Headquarters
Santa Clara, California, United States
Company Size
501-1000 employees
Founded
2015
As the pioneers who introduced RISC-V to the world, SiFive is transforming the future of compute by bringing the limitless potential of RISC-V to the highest performance and most data-intensive applications in the world.
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
View leadership team, funding history,
and employee contacts for SiFive.
SiFive didn’t post a salary, so this is our estimate from similar listings.
Right around the average for this role
SiFive to Power Next-Gen RISC-V AI Data Centers with NVIDIA NVLink Fusion
Jan 15, 2026
SoC Architect (Coherent Interconnect)
SEC
SoC Architect (Coherent Interconnect)
SEC
Design Verification Engineering Manager
Intel
Senior RTL Engineer, Interconnect Design
OpenAI
Senior Verification Engineer – High Speed Coherent Interconnect Hub
NVIDIA
Senior Verification Engineer – High Speed Coherent Interconnect Hub
NVIDIA