Renesas 瑞萨电子
As an AI Compiler Engineer on the Renesas HPC team, you will drive compiler and code generation technologies for next-generation automotive System-on-Chip platforms, including advanced 3 nm silicon. This role bridges software compiler development, AI model optimization, and hardware-software co-design to ensure efficient execution of AI workloads on Renesas hardware. You will lead architecture across model ingestion, graph optimization, and runtime integration while partnering with SoC architects to influence hardware features.
作为全球领先的微控制器、模拟功率器件和SoC产品供应商,瑞萨电子通过提供可靠的创新嵌入式设计,与您共创无限未来。
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
View leadership team, funding history,
and employee contacts for Renesas 瑞萨电子.
Renesas 瑞萨电子 didn’t post a salary, so this is our estimate from similar listings.
26% above the average for this role