marvellsemiconductor.com
A SoC-level design verification engineer at Marvell develops and maintains UVM testbench components while contributing to verification environments for complex architectures. The role involves analyzing designs to create test strategies, debugging failures, and collaborating with designers to ensure high-quality deliverables.
Headquarters
Santa Clara, California, United States
Company Size
1001-5000 employees
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
View leadership team, funding history,
and employee contacts for marvellsemiconductor.com.
37% above the average for this role
Design Verification Engineer
Analog Devices Inc.
Principal Design Verification Engineer
Bright Vision Technologies
Principal Design Verification Engineer
Bright Vision Technologies
Principal Engineer - Design Verification
Marvell Technology
IP / SoC Verification Engineer
Cadence
Design Verification Engineer
Baya Systems