marvellsemiconductor.com
A SoC-level design verification engineer at Marvell develops and maintains UVM testbench components to ensure quality across complex semiconductor architectures. The role involves analyzing designs, creating verification strategies, debugging failures, and collaborating with designers to resolve issues in high-performance compute and automotive applications.
Headquarters
Santa Clara, California, United States
Company Size
1001-5000 employees
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
View leadership team, funding history,
and employee contacts for marvellsemiconductor.com.
37% above the average for this role
IP / SoC Verification Engineer
Cadence
Senior Staff Manager Verification
Marvell Technology
Principal Design Verification Engineer
Bright Vision Technologies
Principal Design Verification Engineer
Bright Vision Technologies
VLSI Design Verification Engineer_2
Ambarella
Design Verification Engineer
Analog Devices Inc.