MatX
MatX is seeking a Silicon Micro-Architect and Design Engineer to drive the evolution of its silicon architecture-to-design methodology by engineering scalable solutions for full-chip SOC RTL design. The role involves partnering with subsystem owners to facilitate block integration, spearheading SOC top-level RTL development, and implementing advanced automation for integration and build processes. The position requires close collaboration with physical design, system, and architecture teams to establish robust clock and reset methodologies, define timing constraints, and support package and board teams with pin requirements.
MatX designs high-throughput chips and systems purpose-built for large transformer AI models, with their MatX One chip delivering leading FLOPS/mm2, low-latency decode, and the most scale-up interconnect of any announced product. Supporting clusters of hundreds of thousands of chips, MatX targets training, RL, and inference workloads for large dense and MoE models with no upper limit on model size, serving the large model needs of frontier labs. MatX provides a programming model that gives users direct hardware control, with weights typically in SRAM for low latency and KVs in HBM for long-context support.
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
View leadership team, funding history,
and employee contacts for MatX.
AI Chip Startup MatX Raises $500 Million to Compete With Nvidia
2 weeks ago