NVIDIA
This role focuses on driving the planning and execution of PCIe and similar interfaces for NVIDIA GPUs and SoCs, including functional bring-up, system-level validation, and troubleshooting. The position involves coordinating with various engineering teams to facilitate chip production, develop new validation methodologies, and ensure interoperability with connected devices. It requires deep expertise in signal integrity, high-speed SERDES validation, and scripting languages to support stress and failure analysis.
Headquarters
Santa Clara, California, United States
Company Size
10001+ employees
Founded
1993
NVIDIA invents the GPU and drives advances in AI, HPC, gaming, creative design, autonomous vehicles, and robotics.
NVIDIA Ignites the Next Industrial Revolution in Knowledge Work With Open Agent Development Platform
2 days ago
Nvidia CEO Says Company Is Firing Up H200 Production for China
1 day ago
Nvidia CEO Huang says company sees more than $1 trillion in sales through 2027
1 day ago
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
View leadership team, funding history,
and employee contacts for NVIDIA.
58% above the average for this role
Nvidia's one of the fastest growing companies with one of the lowest valuations, says Jim Cramer
14 hours ago
Silicon Validation Engineer
Coherent
Senior Staff Engineer, Hardware & Silicon Validation
marvellsemiconductor.com
Senior Principal SERDES Engineer - Signal Integrity
Marvell Technology
Senior SerDes Characterization & Post-Silicon Validation Engineer
K2 Space
Post‑Silicon Validation Engineer
marvellsemiconductor.com
Hardware & Silicon Validation Director
marvellsemiconductor.com