Software Engineer II
BETA CAE Greece
About this role
A System Level Modeling Engineer at Cadence develops cycle-approximate/loosely timed C++/SystemC models for IPs like PCIe controller, supporting early software development and performance analysis. The role involves creating protocol-specific functional models and collaborating with IP designers.
Skills
Qualifications
About BETA CAE Greece
beta-cae.comBETA CAE Systems is a leading provider of advanced simulation software solutions that cater to the needs of engineers and researchers in various fields, including automotive, aerospace, and manufacturing. With a comprehensive suite of tools for computer-aided engineering (CAE), BETA empowers users to effectively perform tasks related to finite element analysis (FEA), computational fluid dynamics (CFD), and process automation. Recently acquired by Cadence, the company continues to innovate in areas such as machine learning and predictive analysis, bolstering its commitment to enhancing product design and simulation accuracy.
Recent company news
The RecursiveCadence to Acquire Greek-rooted BETA CAE Systems in а $1.24B Deal
Mar 6, 2024
IMI DailyWhy 1,200 Millionaires Moved to Greece the Past Year, and Why More Are Coming
Oct 24, 2025
HPCwireCadence to Acquire BETA CAE, Expanding into Structural Analysis
Mar 6, 2024
ReutersCadence to buy BETA CAE Systems for $1.24 billion
Mar 5, 2024
ProtoThema EnglishThe Greeks of Silicon Valley
Dec 12, 2025
About BETA CAE Greece
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Leadership Team
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
Unlock Company Insights
View leadership team, funding history,
and employee contacts for BETA CAE Greece.
Salary
$146k – $213k
per year
More jobs at BETA CAE Greece
Similar Jobs
Principal Engineer, ASIC Development Engineering (Development of C++/SystemC models for complex ASIC IPs, SOCs and Flash Memories)
Sandisk
RTL Engineer, Power Macromodeling
Samsung Research America
Technologist, ASIC Development Engineering (SystemC/TLM, C++)
Sandisk
Senior Engineer, Systems Modelling Engineering
Analog Devices
Principal ASIC Validation Engineer - PCIe/LPDDR
Eightfold
Virtual Platform Hardware Modeling Engineer
Phizenix