Sr Engineer, Design Verification

Renesas is seeking a Senior Engineer for Design Verification to develop and execute verification plans for complex memory interface integrated circuits. The role involves creating testbench components using System Verilog and UVM, achieving verification completeness, and collaborating with design and architecture teams. Candidates should have a strong background in IC verification and experience with industry-standard protocols like DDR4/DDR5.