Sr. Staff Engineer, ASIC Design Verification

Ayar Labs is seeking a technical lead to architect scalable verification environments and drive high-quality silicon from concept to tape-out for next-generation silicon photonic chips. The role involves defining verification methodologies, solving complex system-level challenges, and mentoring a growing team of engineers. This position focuses on leveraging light-based data movement to fuel the explosive growth of AI models.