NVIDIA
NVIDIA is seeking experienced STA Physical Design Engineers to join its Networking DFT team, focusing on high‑speed communication device development. The role involves executing static timing analysis from RTL constraints through sign‑off, developing flows, and collaborating on challenging designs that require deep silicon implementation knowledge.
Headquarters
Santa Clara, California, United States
Company Size
10001+ employees
Founded
1993
NVIDIA invents the GPU and drives advances in AI, HPC, gaming, creative design, autonomous vehicles, and robotics.
NVIDIA Ignites the Next Industrial Revolution in Knowledge Work With Open Agent Development Platform
2 days ago
Nvidia CEO Says Company Is Firing Up H200 Production for China
1 day ago
Nvidia CEO Huang says company sees more than $1 trillion in sales through 2027
1 day ago
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
View leadership team, funding history,
and employee contacts for NVIDIA.
NVIDIA didn’t post a salary, so this is our estimate from similar listings.
Right around the average for this role
Nvidia's one of the fastest growing companies with one of the lowest valuations, says Jim Cramer
14 hours ago
Static Timing Analysis (STA) Engineer
Micron Technology
STA Physical Design Engineer
Coherent
Physical Design Timing Engineer
Lightmatter
SoC Timing (Static Timing Analysis/STA) Engineer, HBM
Micron Technology
Soc Timing Static Timing Analysis Sta Engineer Hbm Richardson Texas United States Of America
Micron Technology
Static Timing Analysis (STA) Engineer
weekday.ai