SiFive
SiFive is seeking a Staff CPU Microarchitect/RTL Design Engineer to design and implement new features, performance improvements, and ISA extensions for RISC‑V CPU core generators. The role involves microarchitecture development, verification, physical design optimization, and collaboration with performance modelling and verification teams.
Headquarters
Santa Clara, California, United States
Company Size
501-1000 employees
Founded
2015
As the pioneers who introduced RISC-V to the world, SiFive is transforming the future of compute by bringing the limitless potential of RISC-V to the highest performance and most data-intensive applications in the world.
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
View leadership team, funding history,
and employee contacts for SiFive.
SiFive didn’t post a salary, so this is our estimate from similar listings.
23% below the average for this role
SiFive to Power Next-Gen RISC-V AI Data Centers with NVIDIA NVLink Fusion
Jan 15, 2026
Sr Principal CPU Microarchitect
GlobalFoundries
CPU Micro Architect / Logic Designer
Ventana Micro Systems
CPU Micro Architect / Logic Designer
Ventana Micro Systems
CPU Micro-architecture and RTL Design Engineer
Qualcomm Incorporated
Risc V Cpu Design Sr Engineer Bangalore Karnataka India
Qualcomm Incorporated
AI CPU Design Engineer
GlobalFoundries