SiFive
SiFive is seeking a Staff Design Verification Engineer to drive the verification of high-performance CPU core functionality, with a focus on RISC-V Vector Extension (RVV) and vector microarchitecture. This individual-contributor role involves owning verification planning and execution for complex CPU areas, defining verification strategies, and ensuring signoff quality through scalable methodologies. The position requires close collaboration with architecture, RTL, and performance teams to address difficult corner cases and achieve robust verification coverage.
Headquarters
Santa Clara, California, United States
Company Size
501-1000 employees
Founded
2015
As the pioneers who introduced RISC-V to the world, SiFive is transforming the future of compute by bringing the limitless potential of RISC-V to the highest performance and most data-intensive applications in the world.
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
View leadership team, funding history,
and employee contacts for SiFive.
SiFive didn’t post a salary, so this is our estimate from similar listings.
10% below the average for this role
SiFive to Power Next-Gen RISC-V AI Data Centers with NVIDIA NVLink Fusion
Jan 15, 2026
Staff RTL Verification Engineer – RISC-V Application Processor
Qualcomm Incorporated
RISC-V Team Internship
Tenstorrent
Staff Engineer AI/ML
GlobalFoundries
Risc V Cpu Design Sr Engineer Bangalore Karnataka India
Qualcomm Incorporated
AI CPU Design Engineer
GlobalFoundries
Design Verification Engineer
Home | Ultra-Low-Power Infrastructure for the AI Era