Staff Engineer, Design Verification

A SoC-level design verification engineer at Marvell develops and maintains UVM testbench components to ensure design quality within complex SoC architectures. The role involves analyzing architectures, creating test plans, debugging failures, and collaborating with designers to resolve issues while working within a team focused on custom compute and storage solutions.