SiFive
A Staff Physical Design Engineer at SiFive owns the physical implementation of critical, high-performance CPU core blocks from RTL to GDSII. The role involves collaborating across architecture, RTL, and power teams to co-design PPA optimizations for high-frequency, power-efficient designs on advanced process nodes. Engineers will manage synthesis, place & route, and signoff while solving complex physical bottlenecks unique to CPU cores.
Headquarters
Santa Clara, California, United States
Company Size
501-1000 employees
Founded
2015
As the pioneers who introduced RISC-V to the world, SiFive is transforming the future of compute by bringing the limitless potential of RISC-V to the highest performance and most data-intensive applications in the world.
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
View leadership team, funding history,
and employee contacts for SiFive.
SiFive didn’t post a salary, so this is our estimate from similar listings.
12% below the average for this role
SiFive to Power Next-Gen RISC-V AI Data Centers with NVIDIA NVLink Fusion
Jan 15, 2026
CPU Physical Design Engineer
Intel
Senior Physical Design Engineer (CPU)
Intel
Backend Physical Design Engineer
Renesas 瑞萨电子
Physical Design Engineer Sr Lead Bangalore Karnataka India
Qualcomm Incorporated
Rtl Synthesis Methodology Lead Bangalore Karnataka India
Qualcomm Incorporated
Principal / Sr. Staff PD Implementation Expert
Renesas 瑞萨电子