SiFive
The RISC-V System Engineer (FPGA Execution) on the CoreIP team will develop, deploy, and support emulation and FPGA environments to enable silicon and software bring-up. The role involves collaborating with cross-functional teams to define emulation test strategy and frameworks, implement test plans, and debug complex hardware, software, and silicon design issues. The engineer will establish hardware and software readiness on emulation platforms for silicon validation.
Headquarters
Santa Clara, California, United States
Company Size
501-1000 employees
Founded
2015
As the pioneers who introduced RISC-V to the world, SiFive is transforming the future of compute by bringing the limitless potential of RISC-V to the highest performance and most data-intensive applications in the world.
Headquarters
San Francisco, CA
Company Size
201-500 employees
Founded
2018
Industry
Technology
Glassdoor Rating
4.2 / 5
Sarah Johnson
Chief Executive Officer
Michael Chen
Chief Technology Officer
Emily Williams
VP of Engineering
David Rodriguez
VP of Product
Jessica Thompson
Chief Financial Officer
Andrew Park
VP of Sales
View leadership team, funding history,
and employee contacts for SiFive.
SiFive didn’t post a salary, so this is our estimate from similar listings.
SiFive to Power Next-Gen RISC-V AI Data Centers with NVIDIA NVLink Fusion
Jan 15, 2026
IP Design Verification Engineer
Intel
USB Lead Engineer
GlobalFoundries
SoC Design, Validation, Debug, Infrastructure, FPGA, and Emulation Engineer
Qualcomm Incorporated
Emulation / FPGA Prototyping Engineer
Qualcomm Incorporated
ASIC Verification Engineer
NVIDIA
Senior FPGA/Emulation Validation Engineer
Axiado