Static Timing Analysis Engineer

This role focuses on the development of timing constraints and timing closure signoff for low-power Wireless SoCs and IP systems. The position requires collaboration with global design teams to resolve complex static timing issues and drive timing closure for mixed-signal IP integration. The engineer will improve existing static timing analysis flows and develop signoff criteria for aging, on-chip variation, and signal integrity.