Validation Engineer

The Validation Engineer is responsible for pre‑ and post‑silicon validation of mixed‑signal integrated circuits, including hardware emulation, FPGA prototyping, lab testing, silicon bring‑up, and performance characterization. The role involves creating test plans, automating measurements, analyzing data, and collaborating with design, verification, product, and application teams throughout the development cycle.