Verification Engineer

The role involves performing professional verification engineering duties for digital functional verification and MRAM IP memory controller verification, including building verification plans, developing test cases, and maintaining UVM testbench components. The engineer will work with system Verilog, C/C++, ARM/DSP architectures, and Cadence tools to ensure memory IP hardware meets specifications before delivery to the SoC team.